In this paper, an implcmentation of a baseband demodulator for DVB-T systems is presented. We build several multimode SIPs and integrate them into a DVB-T baseband demodulator. 'Ihe demodutator includes FFT, channel estimator, channel equalizer, deinterleavers, PECs, and descrambler. We utilize Simulink to establish a system-level simulation environment and USC this system simulation model to evaluate performance. Moreover, the modules we used to integrate thc demodulator are multimode SIPs so that the demodulator is able to meet the multimode feature of not only DVB-T (2K and SK modes) but DVB-H (4K mode) systems. 
INTRODUCTION

Usefil Bitrate
Recent rapid progress in very large scale integrated (VLSI) circuit technology has led to an emerging theme -"System-on-a-Chip" (SoC). With the increase in the density and complexity in VLSI circuit, the design costs for the devetopment of a chip are also increased. It calls for rapid prototyping and design reuse of major silicon intellectual property (SIP) modules to alleviate the designer's effort and to speed up the design process, Therefore, we build several multimode SIPS and integratc them into terrestrial digital video broadcasting (DVB-T) systems [ 11. Furthermore, the multimode SIPs also support the 4K modc of handheld digital video broadcasting (DVB-H) systems [2] .
In order to provide high data rate at extremely low bit error rate (BEK) for MPEG-2 video data transmission, coded orthogonal frequency division multiplexing (OFDM) technology has been adopted in DVB-T systems. Two modes of operation, a 2K mode and an 8K mode, are defmed for DVB-T and DVB-14 transmissions. The 2K mode is suitable for smaIl single fiequency networks (SFN). The 8K mode can be used for small and large SFN. Exclusively for use in DVB-H systems, a third transmission mode the 4K mode is defined. The 4K mode aims to offer an additional trade-off between transmission cell size and mobile reception capabilities, providing an additional degree of flexibility for DVB-H systems. With the addition of a 4K modc, DVB-H benefits from the compromise between the higb speed small areas SFN capability of 2K DVB-T and the lower speed but Iargcr area SFN of 8K DVB-T. In order to deal with various propagation conditions encountered in wireless broadcasting channel, there are many modes for DVB-T systems and we can choose an optimized combination through thcse parameters. 
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The block diagram of the DVB-T baseband demodulator is shown in Fig. 1 There are many modes in DVB-T systems and some modes are more robust against environment while some are not. The required carrier-to-noise ratio (C/N) for quasi error free {QEF) reception of proposed demodulator in different modes are shown in Fig. 3 . QEF means less than one uncorrected error event per hour, corresponding to BER=10-" at the input of the MPEG-2 demultiplexer. For QEF operation the associated inner BER is 2x10". The total length of the bar is the required C/N for QEF in the proposed demodulator and the lower part of the bar is the required C/N for QEF under perfect channel estimation and without phase noise. The performance of the proposed demodulator only drops 2-3 dB in Ricean channel but needs improvement in Rayleigh channel for portable reception.
Through the fixed-point system simulation, the data and twiddle factor wordlength of the OFDM demodulator is specified as 14-bit and 10-bit respectively to obtain enough SNR under 40 dB AWGN channel. The wordlength and dock rate of each module is assigned as in Fig. 4 .
OFDM DEMODULATOR
Fast Fourier 'Clansformer
The FFT is one of the key modules in the implementation of OFDM systems. In conventional approach, computation is done by a single processor operated at a high clock rate. However, pipeline structure can operate at a lower clock frequency and is more preferable in low power application.
We adopt 1adix-2~ FFT algorithm [3] which is a modified version of radix-4 FFT algorithm. A radix-4 butterfly can be divided into 2 radix-2 butterflies. The twiddle factor between them can only be 1 or -j. For hardware implementation, a complex multiplication for these twiddle factors can be FFT which is ablc to perform all 8W4W2K operation. The radix-2 structure i s still used in the fmt three butterflies and the radix-2' structure is adopted in the rest ten butterflies. The same, the input data are passed to the 3d stage and the 1 and 2"d stages are skipped in 2K mode.
Channel Estimator and Equalizer
ChaMel estimation and equalization are also very important issues in QFDM systems. Immediate channel estimation and equalization methods must be performed for wireless multipath fast fading channel and mobile application. In addition to the transmitted data an OFDM frame contains scattered pilots, continual pilots, and transmission parameter signalling (TPS) carriers, which is shown in Fig. 6 . Considering eficient hardware implementation, we propose a simple ID linear interpolation method for channel estimation. Let R(j,k) denote the received k-th scattered pilot of the j-th symbol. In this method, scattered pilots kom four successive OFDM symbols arc first grouped together to obtain &,k) which is decimated by thee is shown in (2). where L .
1 denotes the intergcr part of x. Then E is correspondingly divided by the transmitted "boosted' power levet 4 [I] to evaluate the estimated channel gain Cr.
Thus, using the proposed ID linear interpolation method, thc estimated channel gain can be obtained easily by shift-and add operation. Then a complex divider is used as a channel equalizer. The multimode channel estimation and equalization module can also work at 2K, 4K, and SK modes.
F'EC DECODER
Inner Deintcrleaver
Inner interleaving consists of a bit and a symbol interleaver.
The interleaving process results in frequency interleaving instead of time interleaving.
Symbol Deintcrleaver
The symbol deinterleaver is a block based deinterteaver. It acts on blocks of 1512 (2k modc), 3024 
Bit Deinterleaver
The bit deinterleavers are also block based and the block size is 126 bits. Each block is cyclically shifted for a different bit position and then outputs [1] [4] . When operating at different types of modulation (QPSK, 16-QAM or 64-QAM), there are 2,4 or 6 sub-data output streams. We just enable the corresponding memory banks in bit deinterleaver which are multimode for different modulation. 'I'bc sub-data streams are then combined and sent to Viterbi decoder..
Viterbi Decoder
A depuncturing process before decoding the original rate-1/2 code based on Viterbi algorithm is necessary. In depuncturing process, we insert some dummy data at the positions that have been deleted in transmitter according to the perforation pattern; therefore the multimode Viterbi decoder can deal with the following code rate: 1/2, 2/3, 3/4, 516 and 718. Figure 7 is the block diagram of a Viterbi decoder which is mainly divided into branch metric calculation unit (BMU), add-compare-select unit (ACSU) and survivor memory unit (SMU) [SI. BMU performs the computation of each branch metric for every input data. The computation is achieved by using the Hamming distance defmition. ACSU computes the accumulative sum of each branch m e h c for current state and seIccts the one With minimum hamming distance to replace the current state metric. Then a certain number of recursion should be performed and the most-likely path would be chose for decoding. Therefore, a SMU is necessary to store the metric of each state and the trellis at each recursion. After one survivor depth cycle, we shall trace back from the contents of survivor memory and output the decoded data. 
Reed-Solomon Decoder
In this system, RS (204,188) shortened code, derived from the original systematic RS (255,239) code, shall be applied to each transport packet (188 bytes). The shortened RS code may be implemented by adding 51 bytes, all set to zero, before the information bytes at the input of an RS (255,239) encoder. After the RS coding procedure these null bytes shall be discarded, lcading to a RS code word of N = 204 bytes.
KS decoding process [6] can be mainly divided into three parts, syndrome calculation, solving key equation and error calculation. The block diagram of RS decoder is showed in Fig. 9. 6. IMPLEMENTATION In this system, the encoded symbols are sequentially shifted into a register bank with 12 branches, and each branch includes 17 bytes. Similarity, the symbols are shifted aut from the register bank in received side. Figure 8 shows the structure of outer deinterleaver.
by Verilog code and functionally verified by system simulation. Wc utilize the Synopsys Design Compiler to synthesize the RTL codes using UMC Artisan 0.18pm standard cell library. And then Apollo is used to place and route the prototypical layout as shown in Fig. 10 . A brief summary of the prototypical design is given in Table 2 .
CONCLUSIONS
A DVB-'T baseband demodulator design based on multimode SIPS is presented. We utilize Simulink to establish a system-level simulation environment. Then we use this system simulation model to evaluate performance. Our demodulator, using the proposed simple 1D linear interpolation method for channel estimation, well performed in Ricean channel. However, we need to figure out some solution to improve the performance in Rayleigh channel. The modules we used to integrate the demodulator are multimode SIPS so that the demodulator is able to meet the multimode feature of not only DVB-T (2K and 3K modes) but DVB-H (4K mode) systems.
